飞思卡尔Verilog经典学习资料
所属分类:教程|讲义
上传者:woolf
文档大小:344 K
标签: 开发工具
所需积分:0分积分不够怎么办?
文档介绍: The Verilog HDL coding standards pertain to virtual component (VC) generation and deal with naming conventions, documentation of the code and the format, or style, of the code. Conformity to these standards simplifies reuse by describing insight that is absent from the code, making the code more readable and assuring compatibility with most tools. Any exceptions to the rules specified in this standard, except as noted, must be justified and documented
现在下载
VIP会员,AET专家下载不扣分;重复下载不扣分,本人上传资源不扣分。
快乐赛车投注 极速11选5 极速PK拾 上海快3开奖 幸运赛车 上海时时乐 极速快3 澳洲幸运10开奖结果 上海时时乐开奖 极速快3